## PAL16R8 Family

## 20－Pin TTL Programmable Array Logic

## DISTINCTIVE CHARACTERISTICS

－As fast as 4.5 ns maximum propagation delay
m Popular 20－pin architectures：16L8，16R8，16R6， 16R4
m Programmable replacement for high－speed TTL logic
－Register preload for testability

Power－up reset for initialization
－Extensive third－party software and programmer support through FusionPLD partners
－20－Pin DIP and PLCC packages save space
－28－Pin PLCC－4 package provides ultra－clean high－speed signals

## GENERAL DESCRIPTION

The PAL16R8 Family（PAL16L8，PAL16R8，PAL16R6， PAL16R4）includes the PAL16R8－5／4 Series which pro－ vides the highest speed in the 20 －pin TTL PAL device family，making the series ideal for high－performance ap－ plications．The PAL16R8 Family is provided with stan－ dard 20 －pin DIP and PLCC pinouts and a 28 －pin PLCC pinout．The 28 －pin PLCC pinout contains seven extra ground pins interleaved between the outputs to reduce noise and increase speed．
The devices provide user－programmable logic for re－ placing conventional SSI／MSI gates and flip－flops at a reduced chip count．
The family allows the systems engineer to implement the design on－chip，by opening fuse links to configure AND and OR gates within the device，according to the desired logic function．Complex interconnections be－ tween gates，which previously required time－consuming layout，are lifted from the PC board and placed on sili－ con，where they can be easily modified during proto－ typing or production．

The PAL device implements the familiar Boolean logic transfer function，the sum of products．The PAL device is a programmable AND array driving a fixed OR array．

The AND array is programmed to create custom product terms，while the OR array sums selected terms at the outputs．

In addition，the PAL device provides the following options：
－Variable input／output pin ratio
－Programmable three－state outputs
－Registers with feedback
Product terms with all connections opened assume the logical HIGH state；product terms connected to both true and complement of any single input assume the logical LOW state．Registers consist of D－type flip－flops that are loaded on the LOW－to－HIGH transition of the clock．Un－ used input pins should be tied to $V_{C C}$ or GND．

The entire PAL device family is supported by the FusionPLD partners．The PAL family is programmed on conventional PAL device programmers with appropriate personality and socket adapter modules．Once the PAL device is programmed and verified，an additional con－ nection may be opened to prevent pattern readout．This feature secures proprietary circuits．

## PRODUCT SELECTOR GUIDE

| Device | Dedicated <br> Inputs | Outputs | Product Terms／ <br> Output | Feedback | Enable |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PAL16L8 | 10 | 6 comb． | 7 | I／O | prog． |
|  |  | 2 comb． | 7 | - | prog． |
| PAL16R8 | 8 | 8 reg． | 8 | reg． | pin |
| PAL16R6 | 8 | 6 reg． | 8 | reg． | pin |
|  |  | 2 comb． | $7 / O$ | prog． |  |
| PAL16R4 | 8 | 4 reg． | 8 | reg． | pin |
|  |  | 4 comb． | 7 | prog． |  |

[^0]PAL16L8


Programmable
AND Array (32 $\times 64$ )


16492D-1

PAL16R8


PAL16R6



CONNECTION DIAGRAMS

## Top View



16492D-5

## 28-Pin PLCC

## 20-Pin PLCC



PIN DESIGNATIONS

$$
\begin{array}{ll}
\text { CLK } & =\text { Clock } \\
\text { GND } & =\text { Ground } \\
1 & = \\
\text { Input } \\
\text { I/O } & = \\
\text { Input/Output } \\
O & =\text { Output } \\
\overline{O E} & =\text { Output Enable } \\
\text { VCC } & =\text { Supply Voltage }
\end{array}
$$

## Note:

Pin 1 is marked for orientation.

| Note | 16L8 | 16 R 8 | 16R6 | 16R4 |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 10 | CLK | CLK | CLK |
| 2 | 19 | $\overline{\mathrm{OE}}$ | $\overline{O E}$ | $\overline{\mathrm{OE}}$ |
| 3 | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | $1 / \mathrm{O}_{1}$ | I/O ${ }_{1}$ |
| 4 | $1 / \mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{2}$ | $1 / O_{2}$ |
| 5 | $1 / \mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{3}$ |
| 6 | $1 / O_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{4}$ |
| 7 | $1 / \mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{5}$ |
| 8 | $\mathrm{V} / \mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ | $\mathrm{O}_{6}$ |
| 9 | $1 / O_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{O}_{7}$ | $\mathrm{N} / \mathrm{O}_{7}$ |
| 10 | $\mathrm{O}_{8}$ | $\mathrm{O}_{8}$ | $1 / \mathrm{O}_{8}$ | $1 / \mathrm{O}_{8}$ |

## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ardering options．The order number （Valld Combination）is formed by a combination of：


| Valid Combinations |  |
| :---: | :---: |
| PAL16L8 | －5PC，－5JC，－4JC |
| PAL16R8 |  |
| PAL16R6 |  |
| PAL16R4 |  |
| PAL16L8－7 | PC，JC，DC |
| PAL16R8－7 |  |
| PAL16R6－7 |  |
| PAL16R4－7 |  |
| PAL16L8D／2 | PC，JC |
| PAL16R8D／2 |  |
| PAL16R6D／2 |  |
| PAL16R4D／2 |  |

## Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device．Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations．

## ORDERINGINFORMATION

## Commercial Products (MMI Marking Only)

AMD programmable logic products for commercial applications areavailable with several ordering options. The order number (Valid Combination) is formed by a combination of:

OPTIONAL PROCESSING Blank = Standard Processing
PACKAGE TYPE
$N=20-$ Pin Plastic DIP (PD 020)
ARRAY INPUTS
OUTPUT TYPE
R = Registered
L = Active-LowCombinatorial
NUMBER OF OUTPUTS
SPEED


NL $=20-$ Pin PlasticLeaded Chip Carrier (PL 020)
$\mathrm{J}=20$-Pin Ceramic DIP (CD 020)

OPERATING CONDITIONS
$B=$ Very High Speed ( $15 \mathrm{~ns}-35$ nst PD)
A $=$ High Speed ( $25 n \mathrm{~ns}-35 \mathrm{nst} \mathrm{PD}$ )

## POWER

Blank = Full Power ( $155 \mathrm{~mA}-180 \mathrm{mAl} \mathrm{cc}$ )
$-2=$ Half Power ( $80 \mathrm{~mA}-90 \mathrm{mAl} \mathrm{cc}$ )
$-4=$ Quarter Power ( 55 mA Icc)

| Valid Combinations |  |  |
| :---: | :---: | :---: |
| PAL16L8 |  |  |
| PAL16R8 | B, B-2, A, |  |
| PAL16R6 |  |  |
| PAL16R4 |  |  |

## Valid Combinations

ValidCombinationslists configurationsplanned to be supported in volume for this device. Consult the localAMD salesofficeto confirmavailability of specific validcombinationsandtocheckon newly releasedcombinations.

Note: Marked with MMII Iogo.

## FUNCTIONAL DESCRIPTION

## Standard 20-Pin PAL Family

The standard bipolar 20-pin PAL family devices have common electrical characteristics and programming procedures. Four different devices are available, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Extra test words are preprogrammed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

## Pinouts

The PAL16R8 Family is available in the standard 20-pin DIP and PLCC pinouts and the PAL16R8-4 Series is available in the new 28-pin PLCC pinout. The 28 -pin PLCC pinout gives the designer the cleanest possible signal with only 4.5 ns delay.

The PAL16R8-4 pinout has been designed to minimize the noise that can be generated by high-speed signals. Because of its inherently shorter leads, the PLCC package is the best package for use in high-speed designs. The short leads and multiple ground signals reduce the effective lead inductance, minimizing ground bounce. Placing the ground pins between the outputs optimizes the ground bounce protection, and also isolates the outputs from each other, eliminating cross-talk. This pinout can reduce the effective propagation delay by as much as $20 \%$ from a standard DIP pinout. Design files for PAL16R8-4 Series devices are written as if the device had a standard 20 -pin DIP pinout for most design software packages.

## Variable Input/Output Pin Ratio

The registered devices have eight dedicated input lines, and each combinatorial output is an I/O pin. The PAL16L8 has ten dedicated input lines and six of the eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to $V_{c c}$ or GND.

## Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin and may be configured as a dedicated input if the output buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

## Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock input.

## Register Preload

The register on the AMD marked 16R8, 16R6, and 16R4 devices can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL16R8 Family will be HIGH due to the active-low outputs. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

## Security Fuse

After programming and verification, a PAL16R8 Family design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed.

## Quality and Testability

The PAL16R8 Family offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all $A C$ and $D C$ parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

## Technology

The PAL16R8-5, -7 and D/2 are fabricated with AMD's oxide isolated bipolar process. The array connections are formed with highly reliable PISi fuses. The PAL16R8B, B-2, A and B-4 series are fabricated with AMD's advanced trench-isolated bipolar process. The array connections are formed with proven TiW fuses for reliable operation. These processes reduce parasitic capacitances and minimum geometries to provide higher performance.

LOGIC DIAGRAM
DIP and 20-Pin PLCC (28-Pin PLCC) Pinouts


16492D-8


16492D－9

AMD

## LOGIC DIAGRAM

DIP and 20－Pin PLCC（28－Pin PLCC）Pinouts


16492D－10


## ABSOLUTE MAXIMUM RATINGS

Ambient Temperature with
Power Applied
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature ．．．．．．．．．．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground
-0.5 V to +7.0 V
DC Input Voltage
$\ldots . . . .$.
DC Input Current ．．．．．．．．．．．．．．．-30 mA to +5 mA
DC Output or I／O Pin
Voltage

> jrill

Static Discharge Voltage -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$

Stresses above those listed under Absolute Maximum Rat－ ings may cause permanent device failure．Functionality at or above these limits is not implied．Exposure to Absolute Maxi－ mum Ratings for extended periods may affect device reliabil－ thy．Programming conditions may differ．

## OPERATING RANGES

## Commercial（C）Devices

Ambient Temperature（ $\mathrm{T}_{\mathrm{A}}$ ）
Operating in Free Air $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ Supply Voltage（Vcc） with Respect to Ground ．．．．．．．．．．+4.75 V to +5.25 V

Operating ranges define those limits between which the func－ tionality of the device is guaranteed．

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage | $\begin{array}{ll} \mathrm{lOH}_{\mathrm{OH}}=-3.2 \mathrm{~mA} & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \\ & V_{\mathrm{CC}}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \mathrm{lOL}=24 \mathrm{~mA} & V_{\mathrm{IN}}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \\ & V_{C C}=\mathrm{Min}^{2} \end{array}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all inputs（Note 1） | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs（Note 1） |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{lin}^{\prime}=-18 \mathrm{~mA}, \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min}$ |  | －1．2 | V |
| If | Input HIGH Current | $\mathrm{V}_{\mathrm{N}}=2.7 \mathrm{~V}, \mathrm{~V}_{\propto}=\mathrm{Max}$（Note 2） |  | 25 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}=\operatorname{Max}$（Note 2） |  | －250 | $\mu \mathrm{A}$ |
| 11 | Maximum Input Current | $V_{\mathbb{N}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ |  | 1 | mA |
| lozh | Off－State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout }_{=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { Max }} \\ & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{HL}} \text { (Note 2) } \end{aligned}$ |  | 100 | $\mu \mathrm{A}$ |
| lozl | Off－State Output Leakage Current LOW | $\begin{aligned} & V_{\text {Out }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\text { Max } \\ & V_{I N}=V_{I H} \text { or } \mathrm{V}_{\mathrm{IL}} \text { (Note 2) } \end{aligned}$ |  | －100 | $\mu \mathrm{A}$ |
| Isc | Output Short－Circuit Current | $V_{\text {Out }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$（ Note 3） | $-30$ | －130 | mA |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{in}}=0 \mathrm{~V}$ ，Outputs Open（lour $=0 \mathrm{~mA}$ ） $V_{C C}=\operatorname{Max}$ |  | 210 | mA |

## Notes：

1．These are absolute values with respect to device ground and all overshoots due to system and／or tester noise are inc／uded．
2．I／O pin leakage is the worst case of IIL and lozL（or IIH and lozH）．
3．Not more than one output should be tested at a time．Duration of the short－circuit should not exceed one second．Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation．

CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description |  | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | CLK, $\overline{O E}$ | $\mathrm{V}_{1 \mathrm{~N}}=2.0 \mathrm{~V}$ | $\mathrm{Vcc}=5.0 \mathrm{~V}$ | 8 | pF |
|  |  | ${ }_{1} 1-18$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 5 |  |
| Cout | Output Capacitance |  | Vout $=2.0 \mathrm{~V}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 8 |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | -5 |  | -4 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{gathered} \text { Min } \\ \text { (Note 3) } \end{gathered}$ | Max | $\begin{gathered} \text { Min } \\ (\text { Note 3) } \end{gathered}$ | Max |  |
| tpd | Input or Feedback to Combinatorial Output |  |  | $\begin{gathered} \text { 16L8, 16R8, } \\ \text { 16R4 } \end{gathered}$ | 1 | 5 | 1 | 4.5 | ns |
| ts | Setup Time from Input or Feedback to Clock |  |  | $\begin{gathered} \text { 16R8, 16R6, } \\ 16 R 4 \end{gathered}$ | 4.5 |  | 4.5 |  | ns |
| $\mathrm{th}^{\text {H}}$ | Hold Time |  |  |  | 0 |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 1 | 4.0 | 1 | 3.5 | ns |
| tskewr | Skew Between Registered Outputs (Note 4) |  |  |  |  | 1 |  | 0.5 | ns |
| twL | Clock Width | LOW |  |  | 4 |  | 4 |  | ns |
| IWH |  | HIGH |  |  | 4 |  | 4 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency (Note 5) | External Feedback | $1 /(t s+t c o)$ |  | 117 |  | 125 |  | MHz |
|  |  | Internal Feedback (font) | $\begin{aligned} & 1 /(t s+t c F) \\ & (\text { Note } 6) \\ & \hline \end{aligned}$ |  | 125 |  | 125 |  | MHz |
|  |  | No Feedback | 1/(twh + twL) |  | 125 |  | 125 |  | MHz |
| tPzx | $\overline{\mathrm{OE}}$ to Output Enable |  |  |  | 1 | 6.5 | 1 | 6.5 | ns |
| tpxz | $\overline{\mathrm{OE}}$ to Output Disable |  |  |  | 1 | 5 | 1 | 5 | ns |
| tea | Input to Output Enable Using Product Term Control |  |  | $\begin{gathered} \text { 16L8, 16R6, } \\ 16 R 4 \end{gathered}$ | 2 | 6.5 | 2 | 6.5 | ns |
| ten | Input to Output Disable Using Product Term Control |  |  |  | 2 | 5 | 2 | 5 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. Output delay minimums for $t_{P D}, t_{C O}, t_{P Z x}, t_{P \times Z}, t_{E A}$, and $t_{E R}$ are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
4. Skew testing takes into account pattern and switching direction differences between outputs.
5. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
6. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation: $t_{C F}=1 / /_{\text {MAX }}$ (internal feedback) - ts.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ............. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . ............. -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . . -1.2 V to +7.0 V
DC Input Current . . . . . . . . . . . . . . . -30 mA to +5 mA
DC Output or I/O Pin
Voltage . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES
Commercial (C) Devices
Ambient Temperature ( $T_{A}$ )
Operating in Free Air
$0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V H | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{VN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{C C}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \text { loL }=24 \mathrm{~mA} & V_{\text {IN }}=V_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \\ & V_{C C}=\text { Min } \end{array}$ |  | 0.5 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all inputs (Note 1) | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{SN}}=-18 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ |  | -1.2 | V |
| $\mathrm{IIH}^{\text {H}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}=\mathrm{Max}$ (Note 2) |  | 25 | $\mu \mathrm{A}$ |
| 11 L | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}($ Note 2) |  | -250 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $\mathrm{V}_{\mathrm{N}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}$ |  | 1 | mA |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {our }}=2.7 \mathrm{~V}_{1} \mathrm{~V}_{\mathrm{Cc}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}}(\text { Note } 2) \end{aligned}$ |  | 100 | $\mu \mathrm{A}$ |
| lozı | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {out }}=0.4 V_{1} V_{C C}=\operatorname{Max} \\ & V_{I N}=V_{I H} \text { or } V_{I L}(\text { Note 2) } \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | Vout $=0.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}($ Note 3) | -30 | -130 | mA |
| lac | Supply Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, Outputs Open (lout $=0 \mathrm{~mA}$ ) <br> $V_{c c}=$ Max |  | 180 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of IIL and loz (or IIH and lozH).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE（Note 1）

| Parameter Symbol | Parameter Description | Test Conditi |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & f=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V}$ |  | 8 |  |

Note：
1．These parameters are not $100 \%$ tested，but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected．

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges（Note 2）

| Parameter Symbol | Parameter Description |  |  |  | $\begin{gathered} \text { Min } \\ \text { (Note 3) } \end{gathered}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpo | Input or Feedback to Combinatorial Output |  |  | $\begin{gathered} \text { 16L8, 16R6 } \\ 16 R 4 \end{gathered}$ | 3 | 7.5 | ns |
|  |  |  | 1 Output Switching |  | 3 | 7 |  |
| ts | Setup Time from Input or Feedback to Clock |  |  | $\begin{gathered} \text { 16R8, 16R6, } \\ \text { 16R4 } \end{gathered}$ | 7 |  | ns |
| $\mathrm{th}^{\text {H}}$ | Hold Time |  |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 1 | 6.5 | ns |
| tskew | Skew Between Registered Outputs（Note 4） |  |  |  |  | 1 | ns |
| ImL | Clock Width | LOW |  |  | 5 |  | ns |
| twh |  | HIGH |  |  | 5 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> （Note 5） | External Feedback | $1 /(\mathrm{ts}+\mathrm{t} 0$ ） |  | 74 |  | MHz |
|  |  | Intemal Feedback （ficnt） | $\begin{array}{\|l} \hline 1 /\left(t s+t_{c}\right) \\ (\text { Note } 6) \\ \hline \end{array}$ |  | 100 |  | MHz |
|  |  | No Feedback | $1 /\left(\begin{array}{l}\text { w }\end{array}+\mathrm{t}_{\mathrm{WL}}\right)$ |  | 100 |  | MHz |
| tpzx | $\overline{O E}$ to Output Enable |  |  |  | 1 | 8 | ns |
| tpxz | $\overline{O E}$ to Output Disable |  |  |  | 1 | 8 | ns |
| tea | Input to Output Enable Using Product Term Control |  |  | 16L8，16R6， | 3 | 10 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  | 16R4 | 3 | 10 | ns |

## Notes：

2．See Switching Test Circuit for test conditions．
3．Output delay minimums for $t_{P D}, t_{C O}, t_{P Z x}, t_{P x Z}, t_{E A}$ ，and $t_{E R}$ are defined under best case conditions．Future process improvements may alter these values；therefore，minimum values are recommended for simulation purposes only．
4．Skew is measured with all outputs switching in the same direction．
5．These parameters are not $100 \%$ tested，but are calculated at initial characterization and at any time the design is modified where the frequency may be affected．
6．$t_{C F}$ is a calculated value and is not guaranteed．tof can be found using the following equation： $t_{C F}=1 / /_{\text {MAX }}$（internal feedback）－ts．

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground
-0.5 V to +7.0 V
DC Input Voltage -1.5 V to +5.5 V
DC Output or I／O Pin Voltage $\ldots . .-0.5 \mathrm{~V}$ to +5.5 V
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure．Functionality at or above these limits is not implied．Exposure to Absolute Maximum Ratings for extended periods may affect device rellability．Pro－ gramming conditions may differ．

## OPERATING RANGES

## Commercial（C）Devices

Ambient Temperature（ $T_{A}$ ） Operating in Free Air $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage（Vcc） with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the func－ tionality of the device is guaranteed．

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VoH | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}_{\mathrm{OH}}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \\ & V_{c c}=M \mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \hline \text { loL }=24 \mathrm{~mA} & \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & V_{c c}=\mathrm{Min} \end{array}$ |  | 0.5 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs（Note 1） | 2.0 |  | V |
| $V_{\text {LI }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs（Note 1） |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}, \mathrm{~V}_{\text {cc }}=\mathrm{Min}$ |  | －1．5 | V |
| $\mathrm{I}_{1}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=$ Max（Note 2） |  | 25 | $\mu \mathrm{A}$ |
| IL． | Input LOW Current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}, \mathrm{~V}_{C C}=\operatorname{Max}$（Note 2） |  | －250 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\mathrm{Max}$ |  | 100 | $\mu \mathrm{A}$ |
| lozh | Off－State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {out }}=2.4 \mathrm{~V}, V_{C C}=\operatorname{Max} \\ & V_{I N}=V_{I H} \text { or } V_{I L}(\text { Note } 2) \end{aligned}$ |  | 100 | $\mu \mathrm{A}$ |
| lozu | Off－State Output Leakage Current LOW | $\begin{aligned} & \text { Vout }_{=0.4} \mathrm{~V}_{1} \mathrm{VCC}_{\mathrm{C}}=\mathrm{Max} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \text { (Note 2) } \end{aligned}$ |  | －100 | $\mu \mathrm{A}$ |
| Isc | Output Short－Circuit Current | Vout $=0.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$（ Note 3） | －30 | －130 | mA |
| lce | Supply Current | $\begin{aligned} & V_{I N}=0 \mathrm{~V}, \text { Outputs Open }(\text { lout }=0 \mathrm{~mA}) \\ & V_{C C}=M a x \end{aligned}$ |  | 180 | mA |

## Notes：

1．These are absolute values with respect to device ground and all overshoots due to system and／or tester noise are included．
2．I／O pin leakage is the worst case of IIL and lozL（or IIH and lozH）．
3．Not more than one output should be tested at a time．Duration of the short－circuit should not exceed one second． Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation．

CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}_{\text {I }}=2.0 \mathrm{~V}$ | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & f=1 \mathrm{MHz} \end{aligned}$ | 5 | pF |
| Cour | Output Capacitance | Vout $=2.0 \mathrm{~V}$ |  | 8 |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | $\begin{aligned} & \text { Min } \\ & (\text { Note } 3) \end{aligned}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd | Input or Feedback to Combinatorial Output |  |  | $\begin{gathered} 16 \mathrm{LB}, 16 \mathrm{R} 6 \\ 16 \mathrm{R} 4 \end{gathered}$ | 3 | 10 | ns |
| ts | Setup Time from Input or Feedback to Clock |  |  | 16R8, 16R6, 16R4 | 10 |  | ns |
| ${ }_{\text {th }}$ | Hold Time |  |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 3 | 7 | ns |
| twL | Clock Width | LOW |  |  | 8 |  | ns |
| twh |  | HIGH |  |  | 8 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> (Note 4) | Extemal Feedback | $1 /\left(t_{s}+t_{\text {co }}\right)$ |  | 58.8 |  | MHz |
|  |  | Internal Feedback (fCNT) | $\begin{aligned} & 1 /(t s+t C F) \\ & (\text { Note } 5) \end{aligned}$ |  | 60 |  | MHz |
|  |  | No Feedback | 1/(twh + twL) |  | 62.5 |  | MHz |
| tpzx | $\overline{O E}$ to Output Enable |  |  |  | 2 | 10 | ns |
| tpxz | $\overline{O E}$ to Output Disable |  |  |  | 2 | 10 | ns |
| tea | Input to Output Enable Using Product Term Control |  |  | 16L8, 16R6, | 3 | 10 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 3 | 10 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. Output delay minimums for $t_{P D}, t_{c o,} t_{P Z x}$, tPxz, $t_{E A}$, and $t_{E R}$ are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
5. tcF is a calculated value and is not guaranteed. tcF can be found using the following equation: $t_{C F}=1 / /_{\text {MAX }}$ (internal feedback) - ts.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\ldots . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ．．．．．．．．．．．．．．．．．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground ．．．．．．．．．．．．．．-0.5 V to +7.0 V
DC Input Voltage ．．．．．．．．．．．-1.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I／O Pin
Voltage
-0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$

## Stresses above those listed under Absolute Maximum Ratings

 may cause permanent device failure．Functionality at orabove these limits is not implied．Exposure to Absolute Maximum Ratings for extended periods may affect device reliability．Pro－ gramming conditions may differ．
## OPERATING RANGES

## Commercial（C）Devices

Ambient Temperature（ $\mathrm{T}_{\mathrm{A}}$ ）
Operating in Free Air ．．．．．．．．．．．．．．．． $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage（Vcc）
with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the func－ tionality of the device is guaranteed．

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VoH | Output HIGH Voltage | $\begin{array}{ll} \hline \mathrm{IOH}_{\mathrm{OH}}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ V_{\mathrm{CC}}=\mathrm{Min}^{2} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \mathrm{IOL}=24 \mathrm{~mA} & \begin{array}{l} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}^{2} \end{array} \end{array}$ |  | 0.5 | V |
| $V_{\text {IH }}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs（Note 1） | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs（Note 1） |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=\mathrm{Min}$ |  | －1．2 | $V$ |
| $\mathrm{IIH}^{\text {r }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=\operatorname{Max}$（Note 2） |  | 25 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}=\mathrm{Max}$（Note 2） |  | －250 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CO}}=\mathrm{Max}$ |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{lozH}^{\text {l }}$ | Off－State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {out }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}=\mathrm{Max}^{2} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }}(\text { Note } 2) \end{aligned}$ |  | 100 | $\mu \mathrm{A}$ |
| lozı | Off－State Output Leakage Current LOW | $\begin{aligned} & V_{\text {OUT }}=0.4 \mathrm{~V}, V_{C C}=\operatorname{Max} \\ & V_{I N}=V_{I H} \text { or } V_{\mathrm{IL}}(\text { Note } 2) \end{aligned}$ |  | －100 | $\mu \mathrm{A}$ |
| Isc | Output Short－Circuit Current | $\mathrm{V}_{\text {cut }}=0.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$（Note 3） | －30 | －130 | mA |
| lec | Supply Current | $\begin{aligned} & V_{I N}=0 \mathrm{~V}, \text { Outputs Open }(\text { lout }=0 \mathrm{~mA}) \\ & V_{c c}=\operatorname{Max} \end{aligned}$ |  | 180 | mA |

## Notes：

1．These are absolute values with respect to device ground and all overshoots due to system and／or tester noise are included．
2．I／O pin leakage is the worst case of IIL and lozl（or IIH and lozh）．
3．Not more than one output should be tested at a time．Duration of the short－circuit should not exceed one second． Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation．

CAPACITANCE（Note 1）

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{N}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{N}}=2.0 \mathrm{~V}$ | $\mathrm{VCC}=5.0 \mathrm{~V}$ <br> $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{f}=1 \mathrm{MHz}$ | 8 |  |
| Cour | Output Capacitance | VOUT $=2.0 \mathrm{~V}$ | MF |  |  |

## Note：

1．These parameters are not $100 \%$ tested，but are evaluated at initial characterization and at any time the design is modified where capacitancemaybe affected．

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges（Note 2）

| Parameter Symbol | Parameter Description |  |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpo | Input or Feedback to Combinatorial Output |  |  | $\begin{gathered} \text { 16L8, 16R6, } \\ \text { 16R4 } \end{gathered}$ |  | 15 | ns |
| ts | Setup Time from Input or Feedback to Clock |  |  | 16R8，16R6， 16R4 | 15 |  | ns |
| $\mathrm{th}_{\mathrm{H}}$ | Hold Time |  |  |  | 0 |  | ns |
| too | Clock to Output or Feedback |  |  |  |  | 12 | ns |
| twh | Clock Width | LOW |  |  | 10 |  | ns |
| twh |  | HIGH |  |  | 10 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency （Note 3） | External Feedback | $1 /(t s+t c o)$ |  | 37 |  | MHz |
|  |  | No Feedback | 1／（twh＋ $\mathrm{twL}^{\text {L }}$ ） |  | 50 |  | MHz |
| tpzx | $\overline{\mathrm{OE}}$ to Output Enable |  |  |  |  | 15 | ns |
| texz | $\overline{O E}$ to Output Disable |  |  |  |  | 15 | ns |
| tea | Input to Output Enable Using Product Term Control |  |  | $\begin{gathered} \text { 16R8,16R6, } \\ 16 R 4 \end{gathered}$ |  | 15 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  |  | 15 | ns |

## Notes：

2．See Switching Test Circuit for test conditions．
3．These parameters are not $100 \%$ tested，but are evaluated at initial characterization and at any time the design is modified wherecapacitancemaybe affected．

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature..........$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground .............. -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -1.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O Pin
Voltage $\ldots \ldots \ldots \ldots . . . .$.
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Commerclal (C) Devices

## Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )

 Operating in Free Air $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 VOperating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{array}{ll} \mathrm{l}_{\mathrm{OH}}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{HH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{cc}}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| VoL | Output LOW Voltage | $\begin{array}{ll} \text { loL }=24 \mathrm{~mA} & V_{\mathrm{IN}}=V_{\mathrm{H}} \text { or } V_{\mathrm{IL}} \\ & V_{c c}=M_{i n} \end{array}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  | V |
| V ${ }_{\text {L }}$ | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{lin}^{\prime}=-18 \mathrm{~mA}, \mathrm{~V}_{C C}=\mathrm{Min}$ |  | -1.2 | V |
| lim | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}=\operatorname{Max}$ (Note 2) |  | 25 | $\mu \mathrm{A}$ |
| 112 | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {cc }}=\operatorname{Max}$ (Note 2) |  | -100 | $\mu \mathrm{A}$ |
| 11 | Maximum Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {cC }}=$ Max |  | 100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH |  |  | 100 | $\mu \mathrm{A}$ |
| lozı | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {out }}=0.4 \mathrm{~V}, V_{C C}=\mathrm{Max}^{2} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }}(\text { Note } 2) \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | Vout $=0.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 3) | -30 | -130 | mA |
| loc | Supply Current | $\begin{aligned} & V_{I N}=0 \mathrm{~V}, \text { Outputs Open }(\text { lour }=0 \mathrm{~mA}) \\ & V_{C C}=M a x \end{aligned}$ |  | 90 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of IIL and loz (or IIH and lozH).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{1 \mathrm{~N}}=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 7 | pF |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V}$ |  | 7 |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| too | Input or Feedback to Combinatorial Output |  |  | $\begin{gathered} \text { 16L8, 16R6, } \\ \text { 16R4 } \end{gathered}$ |  | 25 | ns |
| ts | Setup Time from Input or Feedback to Clock |  |  | 16R8, 16R6, 16R4 | 25 |  | ns |
| $\mathrm{H}_{\mathrm{H}}$ | Hold Time |  |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  |  | 15 | ns |
| twL | Clock Width | LOW |  |  | 15 |  | ns |
| twh |  | HIGH |  |  | 15 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency (Note 4) | External Feedback | 1/(ts $+t_{\text {col }}$ ) |  | 25 |  | MHz |
|  |  | Internal Feedback (font) | $1 /(\mathrm{ts}+\mathrm{tcF})$ <br> (Note 5) |  | 28.5 |  | MHz |
|  |  | No Feedback | $1 /$ (twh + twL) |  | 33 |  | MHz |
| tpzx | $\overline{\mathrm{OE}}$ to Output Enable |  |  |  | 20 | ns |  |
| tpxz | $\overline{\mathrm{OE}}$ to Output Disable |  |  |  |  | 20 | ns |
| tea | Input to Output Enable Using Product Term Control |  |  | 16R8, 16R6, |  | 25 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  | 16R4 |  | 25 | ns |

## Notes:

2. See Switching Test Circuit for fest conditions.
3. Calculated from measured imax intermal.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. tCF is a calculated value and is not guaranteed. tcF can be found using the following equation: $t_{C F}=1 / /$ max (internal feedback) $-t_{s}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied ．．．．．．．．．．．．．．．．．．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground $\ldots . . . . . . . .$.
DC Input Voltage $\ldots \ldots \ldots .{ }^{-1.5 \mathrm{~V} \text { to } \mathrm{Vcc}+0.5 \mathrm{~V}}$
DC Output or I／O Pin
Voltage
-0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure．Functionality at or above these limits is not implied．Exposure to Absolute Maximum Ratings for extended periods may affect device reliability．Pro－ gramming conditions may differ．
OPERATING RANGES
Commercial（C）Devices
Ambient Temperature（ $T_{A}$ ）
Operating in Free Air ．．．．．．．．．．．．．． $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage（Vcc）
with Respect to Ground ．．．．．．．．+4.75 V to +5.25 V

Operating ranges define those limits between which the func－ tionality of the device is guaranteed．

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description |  | Test Conditio |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage |  | $\mathrm{low}=-3.2 \mathrm{~mA}$ | $\begin{aligned} & V_{I N}=V_{I H} \text { or } V_{I L} \\ & V_{C C}=M_{i n} \end{aligned}$ | 2.4 |  | V |
| VoL | Output LOW Voltage |  | $\mathrm{loL}=24 \mathrm{~mA}$ | $\begin{aligned} & V_{\mathbb{I N}}=V_{\mathbb{I H}} \text { or } V_{\mathbb{I L}} \\ & V_{C C}=M_{i n} \end{aligned}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | Guaranteed Voltage for a | Logical HIGH puts（Note 1） | 2.0 |  | V |
| VIL | Input LOW Voltage |  | Guaranteed In Voltage for all | Logical LOW uts（Note 1） |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage |  | $\mathrm{lin}^{\prime}=-18 \mathrm{~mA}$ ， | $=\mathrm{Min}$ |  | －1．2 | V |
| $\mathrm{liH}^{\text {H}}$ | Input HIGH Current |  | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}, \mathrm{~V}$ | ＝Max（Note 2） |  | 25 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current |  | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{c}}$ | ＝Max（Note 2） |  | －250 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current |  | $\mathrm{Vin}=5.5 \mathrm{~V}, \mathrm{~V}$ | $=$ Max |  | 100 | $\mu \mathrm{A}$ |
| lozh | Off－State Output Leakage Current HIGH |  | $\begin{aligned} & V_{\text {out }}=2.7 \mathrm{~V}, \\ & V_{I N}=V_{H} \text { or } V_{I H} \end{aligned}$ | $=\operatorname{Max}$ <br> ote 2） |  | 100 | $\mu \mathrm{A}$ |
| lozi | Off－State Output Leakage Current LOW |  | $\begin{aligned} & \text { Vout }=0.4 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{I}} \end{aligned}$ | $\begin{aligned} & c=\text { Max } \\ & \text { Note 2) } \\ & \hline \end{aligned}$ |  | －100 | $\mu \mathrm{A}$ |
| Isc | Output Short－Circuit Current |  | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ ， | $=\mathrm{Max}$（Note 3） | －30 | －130 | mA |
| lcc | Supply Current | $\begin{array}{\|l\|} \hline 16 \mathrm{LB} \\ \hline 16 \mathrm{R} 8 / 6 / 4 \end{array}$ | $\begin{aligned} & V_{\text {IN }}=0 \mathrm{~V}, \text { Out } \\ & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \end{aligned}$ | S Open（lour $=0 \mathrm{~mA})$ |  | 155 | mA |

## Notes：

1．These are absolute values with respect to device ground and all overshoots due to system and／or tester noise are included．
2．IIO pin leakage is the worst case of IIL and lozL（or IIH and lozH）．
3．Not more than one output should be tested at a time．Duration of the short－circuit should not exceed one second．Vcc $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation．

CAPACITANCE (Note 1)

| Parameter <br> Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{N}}$ | Input Capacitance | $V_{\mathbb{N}}=2.0 \mathrm{~V}$ | $V_{c C}=5.0 \mathrm{~V}$ <br> $T_{A}=25^{\circ} \mathrm{C}$ <br> $f=1 \mathrm{MHz}$ | 7 |  |
| Cour | Output Capacitance | Vour $=2.0 \mathrm{~V}$ | pF |  |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd | Input or Feedback to Combinatorial Output |  |  | $\begin{gathered} \text { 16L8, 16R6, } \\ \text { 16R4 } \end{gathered}$ |  | 25 | ns |
| ts | Setup Time from Input or Feedback to Clock |  |  | 16R8, 16R6, 16R4 | 25 |  | ns |
| th | Hold Time |  |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  |  | 15 | ns |
| twL | Clock Width | LOW |  |  | 15 |  | ns |
| twh |  | HIGH |  |  | 15 |  | ns |
| $f_{\text {max }}$ | Maximum Frequency (Note 4) | Extemal Feedback | 1/(ts + tco ) |  | 25 |  | MHz |
|  |  | Internal Feedback ( f CNT ) | $1 /\left(t s+t_{c F}\right)$ <br> (Note 5) |  | 28.5 |  | MHz |
|  |  | No Feedback | 1/(twh + ${ }^{\text {w }}$ L ) |  | 33 |  | MHz |
| tpzx | $\overline{\text { OE }}$ to Output Enable |  |  |  |  | 20 | ns |
| texz | $\overline{\text { OE to Output Disable }}$ |  |  |  |  | 20 | ns |
| tea | Input to Output Enable Using Product Term Control |  |  | 16R8, 16R6, |  | 25 | ns |
| $t_{\text {ER }}$ | Input to Output Disable Using Product Term Control |  |  |  |  | 25 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. Calculated from measured fax intemal.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. tcF is a calculated value and is not guaranteed. tcF can be found using the following equation: $t_{C F}=1 / f_{\text {MAX }}$ (intemal feedback) $-t_{s}$.

AMD

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . ............. -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . . . . . . -1.5 V to +5.5 V
DC Output or I/O Pin Voltage . . . . . . . . . . . . . . 5.5 V
Stresses above those listed under Absolute Maximum Ratings may cause permanent device fallure. Functionality at orabove these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $T_{A}$ )
Operating in Free Air ............... $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground
+4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\begin{aligned} & V_{I N}=V_{I H} \text { or } V_{I L} \\ & V_{C C}=M i n \end{aligned}$ | 2.4 |  | $V$ |
| Vo. | Output LOW Voltage | $\mathrm{lOL}=8 \mathrm{~mA}$ | $\begin{aligned} & V_{I N}=V_{I H} \text { or } V_{I L} \\ & V_{C C}=M i n \end{aligned}$ |  | 0.5 | $V$ |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage | Guaranteed Voltage for all | Logical HIGH puts (Note 1) | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Voltage for | Logical LOW <br> puts (Note 1) |  | 0.8 | V |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{IIN}^{\prime}=-18 \mathrm{~mA}$, | $=\mathrm{Min}$ |  | -1.5 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{~V}$ | = Max (Note 2) |  | 25 | $\mu \mathrm{A}$ |
| $1 / 2$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{~V}$ | = Max (Note 2) |  | -250 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$, V | = Max |  | 100 | $\mu \mathrm{A}$ |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & V_{\text {out }}=2.4 \mathrm{~V} \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V \end{aligned}$ | $\begin{aligned} & c=\text { Max } \\ & \text { Vote 2) } \\ & \hline \end{aligned}$ |  | 100 | $\mu \mathrm{A}$ |
| lozı | Off-State Output Leakage Current LOW | $\begin{aligned} & V_{\text {out }}=0.4 \mathrm{~V}, \\ & V_{\text {IN }}=V_{\text {IH }} \text { or } V_{I I} \end{aligned}$ | $\begin{aligned} & c=\text { Max } \\ & \text { vote 2) } \\ & \hline \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$, | = Max (Note 3) | -30 | -250 | mA |
| lce | Supply Current | $\begin{aligned} & V_{I N}=0 \mathrm{~V}, \text { Out } \\ & V_{C C}=M a x \end{aligned}$ | Open (lout $=0 \mathrm{~mA}$ ) |  | 55 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of IIL and lozl (or IIH and lozH).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.

Vout $=0.5$ V as been chosen to avoid test problems caused by tester ground degradation.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges（Note 1）

| Parameter Symbol | Parameter Description |  |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpo | Input or Feedback to Combinatorial Output |  |  | $\begin{gathered} \text { 16L8, 16R6, } \\ 16 R 4 \end{gathered}$ |  | 35 | ns |
| ts | Setup Time from Input or Feedback to Clock |  |  | 16R8，16R6， 16R4 | 35 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  |  |  | 0 |  | ns |
| tco | Clock to Output or Feedback |  |  |  |  | 25 | ns |
| twL | Clock Width | LOW |  |  | 25 |  | ns |
| twh |  | HIGH |  |  | 25 |  | ns |
| $f_{\text {max }}$ | Maximum <br> Frequency <br> （Note 2） | External Feedback | $1 /(t s+t c o)$ |  | 16 |  | MHz |
|  |  | No Feedback | $1 /\left(\begin{array}{l}\text { w }\end{array}+t w L\right)$ |  | 20 |  | MHz |
| tpzx | $\overline{O E}$ to Output Enable |  |  |  |  | 25 | ns |
| tpxz | $\overline{\text { OE to Output Disable }}$ |  |  |  |  | 25 | ns |
| tea | Input to Output Enable Using Product Term Control |  |  | 16L8，16R6， |  | 35 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  |  | 35 | ns |

## Notes：

1．See Switching Test Circuit for test conditions．
2．These parameters are not $100 \%$ tested，but are calculated at initial characterization and at any time the design is modified where frequency may be affected．

## SWITCHING WAVEFORMS

Clock


Registered
Output 1


16492D-14
Registered Output Skew


Input to Output Disable/Enable


16492D-17
$\overline{O E}$ to Output Disable/Enable

## Notes:

1. $V_{T}=1.5 \mathrm{~V}$
2. Input pulse amplitude $O \mathrm{~V}$ to 3.0 V
3. Input rise and fall times $2 \mathrm{~ns}-3 \mathrm{~ns}$ typical.

KEY TO SWITCHING WAVEFORMS
WAVEFORM $\left.\begin{array}{lll|}\hline & \text { INPUTS } & \text { OUTPUTS } \\ \text { Must be } \\ \text { Steady }\end{array} \quad \begin{array}{l}\text { Will be } \\ \text { Steady }\end{array}\right\}$

## SWITCHING TEST CIRCUIT



| Specification | $\mathrm{S}_{1}$ | $C_{L}$ | Commercial |  | Measured Output Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R1 | R2 |  |
| tpd, tco | Closed | 50 pF | All but B-4:$200 \Omega$ | Allbut B-4: $390 \Omega$ | 1.5 V |
| tPZX, tea | $\mathbf{Z} \rightarrow \mathbf{H}$ : Open <br> Z $\rightarrow$ L: Closed |  |  |  | 1.5 V |
| tpxz, ten | H $\rightarrow$ Z: Open L $\rightarrow$ Z: Closed | 5 pF | $\begin{gathered} \text { B-4: } \\ 800 \Omega \end{gathered}$ | $\begin{gathered} \mathrm{B}-4: \\ 1.56 \mathrm{k} \Omega \end{gathered}$ | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z}: \mathrm{VOH}-0.5 \mathrm{~V} \\ & \mathrm{~L} \rightarrow \mathrm{Z}: \mathrm{VOL}+0.5 \mathrm{~V} \end{aligned}$ |

MEASURED SWITCHING CHARACTERISTICS for the PAL16R8-5
$V_{C C}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ (Note 1)


16492D-19
tpD vs. Number of Outputs Switching


## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where tPD may be affected.

CURRENT VS．VOLTAGE（I－V）CHARACTERISTICS for the PAL16R8－4／5
$V C C=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$



16492D－22
Output，HIGH


MEASURED SWITCHING CHARACTERISTICS for the PAL16R8-7
$V_{C C}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ (Note 1)

tpD vs. Number of Outputs Switching


16492D-25
tpD vs. Load Capacitance

Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where tpo may be affected.

CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS for the PAL16R8-7
$V_{c c}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Output, LOW


Output, HIGH


Input

INPUT／OUTPUT EQUIVALENT SCHEMATICS


Typical Input


Typical Output

## POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will be HIGH due to the inverting output buffer. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways

Vcc can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

| Parameter <br> Symbol | Parameter Description | Max | Unit |
| :---: | :--- | :--- | :---: |
| tpr | Power-Up Reset Time | 1000 | ns |
| ts | Input or Feedback Setup Time | See Switching <br> Characteristics |  |
| tm | Clock Width LOW |  |  |



Power-Up Reset Waveform


[^0]:    Publication\＃ 16492 Rev．D Amendment／0
    Issue Date：February 1996

