19 Pages, 184 KB, Original
SPLD, UT22VP10 Family, CMOS Process, 800 Gates, 10 Macro Cells, 10 Reg., 10 User I/Os, 5V Supply Voltage, 15.5 Speed Grade, 24-DIP